PIC18F4620-I/ML【PDF 126/286 页】IC MCU FLASH 32KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3818

122页 123页 124页 125页 [126页]127页 128页 129页 130页

1996 Microchip Technology Inc.

DS30412C-page 211

PIC17C4X

APPENDIX A: MODIFICATIONS

The following is the list of modications over the

PIC16CXX microcontroller family:

Instruction word length is increased to 16-bit.

This allows larger page sizes both in program

memory (8 Kwords verses 2 Kwords) and regis-

ter le (256 bytes versus 128 bytes).

Four modes of operation: microcontroller, pro-

tected microcontroller, extended microcontroller,

and microprocessor.

22 new instructions.

The MOVF, TRIS and OPTION instructions have

been removed.

4 new instructions for transferring data between

data memory and program memory. This can be

used to “self program” the EPROM program

memory.

Single cycle data memory to data memory trans-

fers possible (MOVPF and MOVFP instructions).

These instructions do not affect the Working reg-

ister (WREG).

W register (WREG) is now directly addressable.

A PC high latch register (PCLATH) is extended

to 8-bits. The PCLATCH register is now both

readable and writable.

Data memory paging is redened slightly.

DDR registers replaces function of TRIS regis-

ters.

10. Multiple Interrupt vectors added. This can

decrease the latency for servicing the interrupt.

11. Stack size is increased to 16 deep.

12. BSR register for data memory paging.

13. Wake up from SLEEP operates slightly differ-

ently.

14. The Oscillator Start-Up Timer (OST) and

Power-Up Timer (PWRT) operate in parallel and

not in series.

15. PORTB interrupt on change feature works on all

eight port pins.

16. TMR0 is 16-bit plus 8-bit prescaler.

17. Second indirect addressing register added

(FSR1 and FSR2). Conguration bits can select

the FSR registers to auto-increment, auto-dec-

rement, remain unchanged after an indirect

address.

18. Hardware multiplier added (8 x 8

→ 16-bit)

(PIC17C43 and PIC17C44 only).

19. Peripheral modules operate slightly differently.

20. Oscillator modes slightly redened.

21. Control/Status bits and registers have been

placed in different registers and the control bit

for globally enabling interrupts has inverse

polarity.

22. Addition of a test mode pin.

23. In-circuit serial programming is not imple-

mented.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16CXX to PIC17CXX,

the user should take the following steps:

Remove any TRIS and OPTION instructions,

and implement the equivalent code.

Separate the interrupt service routine into its

four vectors.

Replace:

MOVF

REG1, W

with:

MOVFP

REG1, WREG

Replace:

MOVF

REG1, W

MOVWF

REG2

with:

MOVPF

REG1, REG2 ; Addr(REG1)<20h

MOVFP

REG1, REG2 ; Addr(REG2)<20h

Ensure that all bit names and register names are

updated to new data memory map location.

Verify data memory banking.

Verify mode of operation for indirect addressing.

Verify peripheral routines for compatibility.

Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other

PIC17C4X devices, the user should take the following

steps.

If the hardware multiply is to be used, ensure

that any variables at address 18h and 19h are

moved to another address.

Ensure that the upper nibble of the BSR was not

written with a non-zero value. This may cause

unexpected operation since the RAM bank is no

longer 0.

The disabling of global interrupts has been

enhanced so there is no additional testing of the

GLINTD bit after a BSF

CPUSTA,

GLINTD

instruction.

Note:

If REG1 and REG2 are both at addresses

greater then 20h, two instructions are

required.

MOVFP

REG1, WREG ;

MOVPF

WREG, REG2 ;

This document was created with FrameMaker404

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式